Home > Engineering > Electronics & Communication Engineering > Volume-4 > Issue-5 > Design of Low Power Dynamic Comparator using Reversible Logic

Design of Low Power Dynamic Comparator using Reversible Logic

Call for Papers

Volume-8 | Issue-3

Last date : 26-Jun-2024

Best International Journal
Open Access | Peer Reviewed | Best International Journal | Indexing & IF | 24*7 Support | Dedicated Qualified Team | Rapid Publication Process | International Editor, Reviewer Board | Attractive User Interface with Easy Navigation

Journal Type : Open Access

First Update : Within 7 Days after submittion

Submit Paper Online

For Author

Research Area


Design of Low Power Dynamic Comparator using Reversible Logic


Mounica. E | Saranya. B | Shanmika. K | Balakumaran. D



Mounica. E | Saranya. B | Shanmika. K | Balakumaran. D "Design of Low Power Dynamic Comparator using Reversible Logic" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-5, August 2020, pp.974-978, URL: https://www.ijtsrd.com/papers/ijtsrd32972.pdf

The Performance of circuits based in CMOS transistor logic is close to reaching its limit. A new efficient system or technology is needed to provide solutions to computing and integration issue. The proposed work addresses the above circumstance by implementing the reversible logic in dynamic comparator so that the number of transistors can be reduced. This logic can also be implemented in order to lower the power consumption and improve performance of circuit. The inputs and outputs of reversible logic gates can be uniquely retrievable from each other. The proposed reversible ripple carry adder is designed using L and M gates which requires only 18 transistors while the number of transistor implemented in CMOS implementation is 20. The critical path is made minimal so that the routing is reduced which makes the delays negligible. Reversible computing has its applications in computer security and transaction processing and also in those areas which require high energy efficiency, speed and performance.

Comparator, Delay effects, Reversible Logic gates, High performance computing, Logic circuits, Power dissipation


IJTSRD32972
Volume-4 | Issue-5, August 2020
974-978
IJTSRD | www.ijtsrd.com | E-ISSN 2456-6470
Copyright © 2019 by author(s) and International Journal of Trend in Scientific Research and Development Journal. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (CC BY 4.0) (http://creativecommons.org/licenses/by/4.0)

International Journal of Trend in Scientific Research and Development - IJTSRD having online ISSN 2456-6470. IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas like Sciences, Technology, Innovation, Engineering, Agriculture, Management and many more and it is recommended by all Universities, review articles and short communications in all subjects. IJTSRD running an International Journal who are proving quality publication of peer reviewed and refereed international journals from diverse fields that emphasizes new research, development and their applications. IJTSRD provides an online access to exchange your research work, technical notes & surveying results among professionals throughout the world in e-journals. IJTSRD is a fastest growing and dynamic professional organization. The aim of this organization is to provide access not only to world class research resources, but through its professionals aim to bring in a significant transformation in the real of open access journals and online publishing.

Thomson Reuters
Google Scholer
Academia.edu

ResearchBib
Scribd.com
archive

PdfSR
issuu
Slideshare

WorldJournalAlerts
Twitter
Linkedin